Configurations of multiple quantum dots in the two-dimensional electron gas of a GaAs-AlGaAs heterostructure are of considerable fundamental interest. In this paper, a fabrication process is presented which is scalable, forms robust structures, requires a minimum number of leads and enables access to the active device areas. A stable tunable double dot connected in series is formed by only three metallic gates, using methylcalix[4]resorcinarene as a dielectric spacer. A capacitance model for dot formation through screening by the spacer is presented, as well as low-temperature measurements showing the transition from a single to a double dot with varying interdot couplings. The method can easily be extended to the fabrication of multiple dots and more complex geometries.
Introduction
Over the last two decades, individual quantum dots (QDs) have been studied extensively as a model system for 'artificial atoms', mostly by means of low-temperature transport measurements. Single and multiple QDs with a long electronic mean-free path can be realized in the two-dimensional electron gas (2DEG) of GaAs-AlGaAs heterostructures, either by applying metallic split-gate structures to the surface or by locally modifying the surface. However, major difficulties are encountered as soon as larger numbers of nanostructures are required. Separate leads are needed for each barrier or QD, which limits their overall number. On the other hand, parallel structures are interesting for many potential applications. Multiple parallel quantum point contacts can be used as high-frequency mixers [1] and multiple QDs were suggested as spin filters and spin memory [2] . Arrays of individually addressable QDs are envisaged for spin-or charge-based quantum computation [3, 4] , where one of the key challenges lies in the upscaling of the system. Recently, multiple QDs have been shown to display quantum cellular automata processes [5] , and have been proposed as multivalue-coded logic gates [6] . So far, there exists no established technology for parallelizing more than a few nanostructures, since larger arrays are strongly limited by topology and addressability. A reduction in the number of leads was achieved via a modulation of the distance between continuous metallic gates and the surface. Fragile airbridges [7] [8] [9] [10] [11] [12] have been suggested as well as different dielectric spacer materials [1, [13] [14] [15] . Here, a scheme is presented using C-methylcalix [4] resorcinarene as a dielectric spacer with optimized properties. It can be used to fabricate scalable parallel structures controlled by a small number of gates [1] or tunable homogeneous tunnelling barriers, as well as to screen leads from functional areas [13] [14] [15] . The screening by the dielectric is modelled in a capacitance model. In transport measurements on a QD with a resorcinarene spacer controlled by three leads only, a transition from a single to a double dot is observed.
Sample preparation
In the present approach, nanostructures are fabricated using electron beam lithography to pattern a dielectric spacer layer. In a second electron beam exposure, the spacer layer is overlaid by continuous metallic gates [16] . When a negative voltage is applied to the gates, the pattern is electrostatically transferred into the 2DEG, while the area below the spacer is either fully screened or forms a homogeneous tunnelling barrier. As shown before, calixarene and resorcinarene derivatives are highly suitable dielectric spacer materials [16] . C-methylcalix [4] resorcinarene in particular exhibits high resolution, good adhesion to the substrate and gates, stability under subsequent processing steps and a low dielectric constant 3.7. A single three-gate QD pattern created in a two-exposure process is pictured in figure 1 . The complete sample consists of a Hall bar structure created by optical lithography on a GaAs-AlGaAs heterostructure with a 2DEG 90 nm below the surface. For the first e-beam exposure, a 55 nm C-methylcalix [4] resorcinarene negative resist layer is spin-coated onto the sample and baked at 80
• C for 1 min. It is exposed at 30 keV with an area dose of 40 mC cm −2 and developed for 10 s in iso-methylbutylketone. In the second exposure step, the resist structure is overlaid by three metallic gates ( figures 1(a, b) ). They are defined in a double layer of polymethyl-methacrylate exposed at 30 keV. Here, the accurate alignment of the gate structure on the dot structure is crucial. The gate structure is developed in iso-methylbutylketone and 2-isopropanol and metallized with chromium and gold. The gold gates are 200 nm long with 200 nm spacings. The widths of the quantum dot structure (inset, figures 1(b, c)) are 200 nm for the tunnelling barriers and 600 nm for the dot, resulting in a geometric size of the quantum dot of 600 nm × 600 nm, which could easily be downsized further.
Screening by a dielectric spacer
The resulting nanostructure is investigated in low-temperature transport measurements, where negative voltages are applied to the gates. The underlying 2DEG is depleted, thus forming a QD island connected to a source and drain by tunnelling barriers. For a given gate voltage range depending on the spacer thickness, local screening by the resist pattern is sufficient for the gate voltage above the resist to have practically no influence on the transport characteristics. The continuous gate acts like a conventional split gate. Beyond a critical gate voltage screening becomes incomplete, which leads to vertical depletion of the 2DEG in addition to the lateral depletion by the unscreened gate. From the pointcontact characteristics of the centre gate in figure 2(a), one can determine the values of the unscreened gate voltage at which depletion becomes noticeable. For V g > −0.2 V, the conductance hardly changes. Between −0.2 V and −0.33 V, the channel is defined, i.e. full depletion of the 2DEG below the unscreened gate is established. The effective gate voltage experienced by the 2DEG below the spacer is linearly related to the unscreened voltage, V eff = cV g , where the constant factor c can be estimated from the capacitance model outlined below. The critical gate voltage V crit at which vertical depletion sets in is then determined by the value of the unscreened gate voltage at the onset of the definition step, V start , divided by c. A schematic cut through the resist pattern is plotted in figure 2(b) . Relevant parameters are the resist thickness t r and the depth of the 2DEG t s , the uniform normal displacement field strengths D r and D s , and the dielectric constants r and s of the resist and the substrate respectively. The gate voltage is V g = V r = V s . If the system is modelled as a parallelplate capacitor with the metallic gate and the 2DEG as the two electrodes, the substrate as the dielectric in the unscreened regions, and the substrate and the resist as two dielectrics in series in the screened regions, the normal displacement 
where c 1/3 results from the experimental values detailed in figure 2.
In the centre gate characteristics ( figure 2(a) ), the slope, which for split-gate point contacts is roughly constant apart from conductance quantization steps, changes abruptly at V g −0.6 V, indicating a transition from lateral to combined lateral and vertical depletion.
The experimental value corresponds well to the model,
The gate voltage range can thus be divided into five regimes. For 0 > V g > V start , the transport is unaffected by the gate. For V start > V g > V end , a nanostructure is formed in the 2DEG. For V end > V g > V crit , transport through the structure is modified by lateral depletion through the unscreened gate. For V crit > V g > V pinch , both lateral and vertical depletion take place below the spacer. Beyond V pinch , the conductance reduces rapidly to zero. Both the regime of full screening and the regime of vertical depletion can be used for device applications. The effects can be tuned by a variation of spacer thickness within the geometry. Thick resist spacers can be used for efficient screening, e.g. when isolated structures are to be contacted. Thinner resist spacers can be used to induce tunable tunnelling barriers by uniform vertical depletion. In either case, the number of leads needed for the definition of nanostructures is strongly reduced.
Transport measurements
The three-gate quantum dot presents a combination of the above concepts. A single QD in the well-screened range V end > V g > V crit turns into a serial double QD with a tunable tunnelling barrier for V g < V crit . The number of free parameters is reduced by the reduced number of gates. The gate voltages defining the two QDs in series and the voltage determining the interdot tunnelling barrier are combined in the centre gate. Thus, V g changes the energy level structures of both individual dots and the interdot conductance g 1,2 . The single quantum dot is defined via two nearly symmetric tunnelling barriers, adjusted by constant gate voltages of the left and right gates, and via the tunable gate voltage at the centre gate. A small ac source-drain voltage is applied, and the current through the dot is measured using lock-in techniques while V g is varied. For relatively opaque tunnelling barriers, the differential conductance exhibits reproducible Coulomb blockade oscillations and the transport is blocked at V g > V crit ; see figure 3 (a). The measurements are performed at an electronic temperature T 350 mK, extracted from the full width at half-maximum of the Coulomb blockade peaks. When the tunnelling barriers are reduced, the critical voltage V crit −0.6 V is reached, and vertical depletion sets in. A transition from a single QD to a double QD with tunable interdot coupling is observed within a single gate voltage sweep ( figure 3(b) ). The process is sketched in figure 4(a) . A similar single-to-double QD transition was recently reported for a silicon nanowire MOSFET using three poly-silicon top gates [17] . As the conductance through the point contact defined by the centre gate drops below g 0 = 2e
2 /h, neighbouring peaks begin to merge into single broad peaks with twice the gate voltage spacing V g , as is known for transport through a serial double dot [18, 19] . Beyond V crit , broad oscillations with double spacing indicate a strongly decoupled serial double QD ( figure 3(c) ). Irregularities in the merging result from slight asymmetries in the two small dots. The same characteristic peak spacings are observed after a second cool-down. The clear doubling of V g from 1.8 mV to 3.5 mV over a narrow gate voltage range around V crit is illustrated in figure 4(b) , where the distance between neighbouring peak maxima is plotted with respect to their corresponding V g values. The values are taken from a set of curves with systematically varying outer tunnelling barriers. The same characteristics are reflected in the nonlinear data, where neighbouring Coulomb diamonds merge into bigger diamonds for decreasing coupling (see figure 5) , as has been previously observed [20] . 
Conclusions
In summary, we lithographically define a single tunable (double) quantum dot requiring only three continuous gates in a two-step exposure. The high-resolution negative resist C-methylcalix [4] resorcinarene is used as a dielectric spacer to locally screen the two-dimensional electron gas and shape the quantum dot. In transport measurements, reproducible Coulomb blockade oscillations are observed. A transition from a single dot to an increasingly decoupled serial double dot occurs within a single gate sweep due to combined lateral and vertical depletion by the centre gate. The onset of vertical depletion and the opacity of the resulting tunnelling barrier are tunable via the resist thickness and can be estimated from a simple capacitance model. By introducing more gates and different local spacer thicknesses for different degrees of screening, lateral dot definition and extended tunnelling barriers could be separated to regain the full number of free parameters. Only half as many gates would be necessary as for split-gate approaches. Furthermore, nanostructures can be miniaturized due to the small number of gates required for each individual structure. More structures become possible for the same number of leads, and several structures can be controlled by the same gate. This clears the way to multiple serial or parallel structures and complex geometries, vertical contacting and extended tunable tunnelling barriers, which are not realizable by conventional split-gate technology.
